Design and FPGA Implementation of Variable Cutoff Frequency Filter based on Continuously Variable Fractional Delay Structure and Interpolation Technique

Sumedh Dhabu, Achutavarrier Prasad Vinod


This paper presents the design and FPGA implementation of interpolated continuously variable fractional delay structure based filter (ICVFD filter) with fine control over the cutoff frequency. In the ICVFD filter, each unit delay of the prototype lowpass filter is replaced by a continuously variable fractional delay (CVFD) element proposed in this paper. The CVFD element requires the same number of multiplications as that of the second-order fractional delay structure used in the existing fractional delay structure based variable filter (FDS based filter), however it provides fractional delays corresponding to the higher-order fractional delay structures. Hence, the proposed ICVFD filter provides wider cutoff frequency range compared to the FDS based filter. The ICVFD filter is also capable of providing variable bandpass and highpass responses. We use two-stage approach for the FPGA implementation of the ICVFD filter. First, we use pipelining stages to shorten the critical path and improve the operating frequency. Then, we make use of specific hardware resource, i.e. RAM-based Shift Register (SRL) to further improve the operating frequency and resource usage.

Full Text:



Woo Jin Oh and Yong Hoon Lee, “Implementation of programmable multiplierless FIR filter with powers-of-two coefficients,” IEEE Transactions on Circuits and Systems II, vol. 42, no. 8, pp. 553-556, Aug. 1995.

H. R. Lee, C. W. Jen and C. M. Liu, “A new hardware efficient architecture for programmable FIR filters,” IEEE Transactions on Circuits and Systems II, vol. 43, no. 9, pp. 637-644, Sept. 1996.

T. Solla and O. Vainio, “Comparison of programmable FIR filter architectures for low power,” Proceedings of 28th European Solid-State Circuits Conference, pp. 759-762, Italy, Sept. 2002.

K. H. Chen and T. D. Chiueh, “A low power digit-based reconfigurable FIR filter,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 8, pp. 617-621, Aug. 2006.

R. Mahesh and A. P. Vinod, “Reconfigurable frequency response masking filters for software radio channelization,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, issue 3, pp. 274-278, March 2008.

R. Mahesh and A. P. Vinod, “Low complexity flexible filter banks uniform and non-uniform channelization in software radios using coefficient decimation,” IET Circuits, Devices and Systems, vol. 5, no. 3, pp. 232-242, May 2011.

A. G. Constantinides, “Spectral transformations for digital filters,” in Proceedings of the Institution of Electrical Engineers, vol. 117, no. 8, pp. 1585-1590, Aug. 1970.

S. C. D. Roy and S. S. Ahuja, “Frequency transformations for linear-phase variable cutoff digital filters,” IEEE Transactions on Circuits and Systems, vol. 26, no. 1, pp. 73-75, Jan. 1979.

S. C. Chan, C. K. S. Pun and K. L. Ho, “A new method for designing FIR filters with variable characteristics,” IEEE Signal Processing Letters, vol. 11, no. 2, pp. 274-277, Feb. 2004.

P. Lowenberg and H. Johansson, “Minimax design of adjustable-bandwidth linear phase FIR filters,” IEEE Transactions on Circuits and Systems I, vol. 53, issue 2, pp. 431-439, Feb. 2006.

H. Johansson and P. Lowenberg, “On linear phase FIR filters with variable bandwidth,” IEEE Transactions on Circuits and Systems II; Express Briefs, vol. 51, no. 4, pp. 181-184, Apr. 2004.

S. J. Darak, A. P. Vinod and E. M-K. Lai, “A new variable digital filter design based on fractional delays,” IEEE International Conference on Acoustics, Speech and Signal Processing, pp. 1629-1632, Prague, Czech Republic, May 2011.

V. Valimaki, “A new filter implementation strategy for Lagrange interpolation,” IEEE International Symposium on Circuits and Systems, vol. 1, pp. 361-364, USA, May 1995.

T. I. Laakso, V. Valimaki, M. Karjalainen, and U. K. Laine, “Splitting the unit delay,” IEEE Signal Processing Magazine, vol. 13, no. 1, pp. 30–60, Jan. 1996.

C. Candan, “An efficient filtering structure for Lagrange interpolation,” IEEE Signal Processing Letters, vol. 14, no. 1, pp. 17–19, Jan. 2007.

DS222: LogiCORE IP RAM-based Shift Register, Xilinx, 2011.



  • There are currently no refbacks.