A High Speed Architecture for Lifting-based 2-D Cohen-Daubechies-Feauveau (5,3) Discrete Wavelet Transform used in JPEG2000

Mohammad Rafi Lone, Najeed- ud-Din


For real-time applications, efficient VLSI implementation of DWT is desired. In this paper, DWT architecture based on retiming for pipelining and unfolding is presented. The architecture is based on lifting one-dimensional Cohen-Daubechies-Feauveau (CDF) (5,3) wavelet filter, which is easily extended to 2-D implementation. It consists of low complexity and easily repeatable components. This paper is focused on the critical path minimization and throughput optimization at the same time. The architecture has been implemented on Virtex 6 Xilinx FPGA platform. The implementation results show that the critical path is minimized four to five times, while throughput is doubled, making the overall architecture approximately ten times faster when compared with the conventional lifting-based DWT architecture. Further with parallel implementation, the throughput has doubled without any increase in number of row buffers, implying that the architecture is memory efficient as well. The even and odd rows of the image are scanned in parallel fashion. To perform the 2-D DWT transform of an image of size 15 Megapixels, it takes 16.86 ms, which implies 59 images of that size can be processed in one second. This can be utilized for real-time video processing applications even for high resolution videos.

Full Text:



M. Vishwanath, R. Owens, and M. J. Irwin, “VLSI architectures for the discrete wavelet transform,” IEEE Trans. on Circuits Syst. II, vol. 42, pp. 305-316, May 1995.

K. K. Parhi and T. Nishitani,“VLSI architectures for discrete wavelet transforms,” IEEE Trans. on VLSI Systems, vol. 1, pp. 191-202, June 1993.

A. Grzeszczak, M. K. Mandal, S. Panchanathan, and T. Yeap,“VLSI implementation of discrete wavelet transform,” IEEE Trans. on VLSI Systems, vol. 4, pp. 421-433, June 1996.

C. Chakrabarti and M. Vishwanath, “Efficient realizations of the discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers,” IEEE Trans. on Signal Processing, vol. 43, pp. 759-771, March 1995.

I. Daubechies and W. Sweldens, “Factoring wavelet transforms into lifting schemes,” J. Fourier Anal. Appl., vol. 4, no. 3, pp. 247-269, May 1998.

W. Sweldens, “The lifting scheme: a custom-design construction of biorthogonal wavelets,” Applied and Computaional Harmonic Analysis, vol. 3, no. 15, pp. 186-200, 1996.

A. R. Calderbank, I. Daubechies,W. Sweldens, and B. L. Yeo, “Wavelet transforms that map integers to integers,” Applied Computational Harmonic Analysis, vol. 5, pp. 332-369, July 1998.

K. Andra, C. Chakrabarti and T. Acharya, “A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform,” IEEE Trans. on Signal Processing, vol. 50, no. 4, April 2002.

JPEG2000 verification model 8.5 (Technical Description), Sept 13, 2000.

ITU-T Recommend. T.800-ISO FCD15444-1: JPEG2000 Image Coding System. International Organization for Standardization, ISO/IEC JTC1 SC29/WG1, 2000.

M. Unser and T. Blu, “Mathematical Properties of the JPEG2000 Wavelet Filters,” IEEE Trans. on Image Processing, vol. 12, no. 9, September 2003.

W Wang, Z. Du and Y. Zong, “High-Speed FPGA Implementation for DWT of Lifting Scheme,” 5th International Conference on Wireless Communications, Networking and Mobile Computing, September 2009.

U. Bhanu N and A. Chilambuchelvan, “A Detailed Survey on VLSI Architectures for Lifting based DWT for efficient hardware implementation,” International Journal of VLSI design & Communication Systems (VLSICS), vol.3, no.2, April 2012.

S. Al-Azawi, Y. A. Abbas and R. Jidin, “Low Complexity Multidimensional CDF 5/3 DWT Architecture,” 9th International Symposium on Communication Systems, Networks & Digital Sign (CSNDSP), 2014.

X. Fan, Z. Pang, D. Chen and H. Z. Tan, “A Pipeline Architecture for 2-D Lifting-based Discrete Wavelet Transform of JPEG2000,” International conference on Multimedia Technology, October 2010.

A. D. Darji, R. Bansal, S. N. Merchant and A. N. Chandorkar, “High Speed VLSI Architecture for 2-D Lifting Discrete Wavelet Transform,” Conference on Design and Architectures for Signal and Image Processing, November 2011.

S. Barua, J. E. Carletta, K. A. Kotteri and A. E. Bell, “An efficient architecture for lifting-based two-dimensional discrete wavelet transforms,” Integration, the VLSI journal, vol. 38, pp. 341-352, 2005.

W. Zhang, Z. Jiang, Z. Gao, and Y. Liu, “An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform,” IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 59, no. 3, March 2012.

V. Gupta and K. Raj, “An Efficient Modified Lifting Based 2-D Discrete Wavelet Transform Architecture,” 1st International Conference on Recent Advances in Information Technology, 2012.

T. S. M. Atri, Y. Said and R. Tourki, “Real Time FPGA acceleration for Discrete Wavelet Transform of the 5/3 Filter for JPEG 2000,” 6th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT), 2012.

C. Desmouliers, E. Oruklu and J. Saniie, “Discrete wavelet transform realisation using run-time reconfiguration of field programmable gate array (FPGA)s,” IET Circuits Devices Syst., vol. 5, no. 4, pp. 321-328, 2011.

N. Sriram and R. Shyamsunder, “3-D medical image compression using 3-D wavelet coders,” emphDigital Signal Processing, vol. 21, pp. 100-109, 2011.

S. Kilts, “Advanced FPGA Design Architecture, Implementation, and Optimization,” John Wiley & Sons, Inc., Hoboken, New Jersey, 2007.

D. G. Bailey, “Design for Embedded Image Processing on FPGAs,” John Wiley & Sons (Asia) Pvt. Ltd., 2011.

K. K. Parhi, “VLSI Digital Signal Processing Systems: Design and Implementation,” John Wiley & Sons (New York) Pvt. Ltd., 1999.

B. A. Draper, J. R. Beveridge, A. P. W. Bohm, C. Ross, M. Chawatche and J. Hammes, “Accelerated image processing on FPGAs,” IEEE Trans. on Image Processing, 2003.

L. E. Lucke and K. K. Parhi “Parallel structures for rank order and stack filters,” IEEE International Conference on Acoustics, Speech and Signal Processing, San Francisco, California, USA, vol. 5, March, 1992.

C. Xiong, J. Tian, and J. Liu, “Efficient Architectures for Two-Dimensional Discrete Wavelet Transform Using Lifting Scheme,” IEEE Trans. on Image Processing, vol. 16, no. 3, March 2007.

P. C. Wu and L. G. Chen, “An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform,” IEEE Trans. on Circuits and Systems for Video Technology,vol. 11, no. 4, April 2001.

H. Liao, M. Kr. Mandal and B. F. Cockburn, “Efficient Architectures for 1-D and 2-D Lifting-Based Wavelet Transforms,” IEEE Trans. On Signal Processing, vol. 52, no. 5, May 2004.

X. Tian, L. Wu, Y.-H. Tan, and J.-W. Tian, “Efficient Multi-Input/Multi-Output VLSI Architecture for Two-Dimensional Lifting-Based Discrete Wavelet Transform,” IEEE Trans. on Computers, vol. 60, no. 8, August 2011.

DOI: http://dx.doi.org/10.11601/ijates.v6i1.202


  • There are currently no refbacks.